39th Annual GOMAC Tech Conference
March 31 – April 3, 2014
Embassy Suites North Charleston, South Carolina
GOMACTech is a conference established primarily to review developments in microcircuit applications for government systems. Established in 1968, the conference has focused on advances in systems being developed by the Department of Defense and other government agencies and has been used to announce major government microelectronics initiatives such as VHSIC and MIMIC, and provides a forum for government reviews.
The GOMACTech conference is an Unclassified, Export-Controlled event that requires participants to be U.S. Citizens or legal U.S. Permanent Residents. All registrants must provide proof of U.S. Citizenship or Permanent Resident status prior to being permitted entry into the conference. Additionally, a signed Non-Disclosure Statement will be required.
Learn more here: www.gomactech.net
DAC is the premier conference devoted to the design and automation of electronic systems (EDA), embedded systems and software (ESS), and intellectual property (IP). Coventor will once again be participating and demonstrating how our MEMS design solution integrates with traditional IC design environments from companies like Cadence and The MathWorks.
Booth Number is 1815
Learn more here: http://www.dac.com/dac+2013.aspx
Sub-12nm Optical Lithography with 4x Pitch Division and SMO-Lite™
— SPIE 2013
download paper >>
Tuesday, April 9th
San Jose McEnery Convention Center
San Jose, CA
The Live Music Capital of the World becomes the Electronic Design Capital of the World
Conference dates: June 2-6, 2013
Exhibition dates: June 3-5, 2013
San Jose Convention Center, CA
150 West San Carlos St.
San Jose, CA 95110
Booth # 305Read More»
TSMC Technology Symposium Japan
Date: Friday, June 29, 2012
Location: Pan Pacific Yokohama Bay Hotel
2-3-7, Minato Mirai, Nishi-ku
Yokohama, Kanagawa, Japan 220-8543
DAC 2012 Moscone Center, San Francisco – June 3-7 2012
The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. Now in its 49th year, DAC features a wide array of technical presentations, as well as the leading electronics design suppliers in a colorful, well-attended trade show that, literally, attracts stakeholders from around the world.
Engineers from Tela and Cadence collaborated on a presentation at the 2011 SPIE Conference that showed how Tela’s unique one-directional layout technique can be applied to not just standard cells, but also SRAM. The paper, entitled “Custom Source and Mask Optimization for 20nm SRAM and Logic” discussed an approach that truly optimizes both logic and SRAM, instead of the conventional approach of sacrificing the SRAM because of logic layouts with bends and multiple pitches.Read More»
At the 2012 SPIE Conference a paper was jointly presented by Tela and engineers from Leti, the French applied research center, that showed the benefits of a highly regular layout style comprised of “lines” and “cuts”. Entitled “Sub-20nm Hybrid Lithography using Optical + Pitch-Division and e-Beam”, the paper concluded that by utilizing regular 1D patterns instead of random 2D shapes – as well as a variety of other techniques – CMOS logic can be extended to the 7nm node using existing immersion lithography.Read More»